

APPLICATION FOR
UNITED STATES LETTERS PATENT
SPECIFICATION

INVENTOR(s): Makoto NAKANISHI

Title of the Invention: MULTI-DIMENSIONAL FOURIER TRANSFORM
PARALLEL PROCESSING METHOD FOR SHARED
MEMORY TYPE SCALAR PARALLEL COMPUTER

09812829:032104
TOTAL: 6281360

Multi-dimensional Fourier Transform Parallel
Processing Method for Shared Memory Type Scalar
Parallel Computer

5 Background of the Invention

Field of the Invention

The present invention relates to a multi-dimensional Fourier transform parallel processing method for a shared memory type scalar parallel
10 computer.

Description of the Related Art

A multi-dimensional Fourier transform for a vector computer has been developed so that the
15 vector length becomes as long as possible. In particular, to perform a high-order Fourier transform such as three dimensional Fourier transform, an algorithm of which a vector length is represented by $n_1 \times n_2$ is used (where n_1 and n_2 are
20 lengths of data of respective one-dimensional directions).

For fully using the function of a RISC scalar processor, it is important to store data in a cache and reuse the stored data. Thus, before the first
25 dimensional data is Fourier transformed, it is

00012829-032101
TOTAL: 62821350

transposed so that the first dimensional data becomes the third dimensional data. Thereafter, the transformed data is re-transposed.

5 A one-dimensional Fourier transform used in a three-dimensional Fourier transform is performed in such a manner that the vector length becomes long.

10 However, in a shared memory type scalar parallel computer, unless data stored in a primary cache memory and a secondary cache memory is effectively used and calculated, data is frequently exchanged between a shared memory and a processor. Thus, the resultant overhead becomes large.

Summary of the Invention

15 An object of the present invention is to provide a multi-dimensional Fourier transform parallel processing method that effectively uses a cache memory.

20 An aspect of the present invention is a multi-dimensional Fourier parallel processing method for a shared memory type scalar parallel computer having a plurality of processors, the method comprising the steps of (a) dividing multi-dimensional data to be Fourier transformed into a
25 plurality of two-dimensional data elements

00012020 032104
TOTAL 00012020

corresponding to the number of the processors and storing the divided two-dimensional data elements to secondary cache memories of the processors, (b) causing each of the processors to two-dimensionally Fourier transform the two-dimensional data elements stored in the relevant secondary cache memory, and (c) repeating the step (b) a required number of times and when necessary, assigning the remaining one-dimensional data elements to each of the processors and causing each of the processors to one-dimensionally Fourier transform the one-dimensional data elements.

According to the present invention, in the multi-dimensional Fourier transform, data stored in a secondary cache memory is effectively used and Fourier transformed. Thus, it is not necessary to frequently exchange data with the shared memory. As a result, the parallel process can be effectively performed.

These and other objects, features and advantages of the present invention will become more apparent in light of the following detailed description of a best mode embodiment thereof, as illustrated in the accompanying drawings.

Brief Description of Drawings

Fig. 1 is a block diagram showing an example of the structure of a shared memory type scalar parallel computer;

5 Fig. 2 is a flow chart showing a process of an embodiment of the present invention;

Fig. 3 is a schematic diagram for explaining the operation of the embodiment (No. 1);

10 Fig. 4 is a schematic diagram for explaining the operation of the embodiment (No. 2);

Fig. 5 is a schematic diagram for explaining the operation of the embodiment (No. 3); and

Fig. 6 is a schematic diagram for explaining the operation of the embodiment (No. 4).

15

Description of Preferred Embodiment

In an SMP machine, RISC scalar processors are connected with memories that are memory module, primary cache memories and secondary cache memories.

20 Fig. 1 is a block diagram showing an example of the hardware structure of a shared memory type scalar parallel computer.

In the shared memory type scalar parallel computer, a plurality of processors 10-1, 10-2, ..., 25 and 10-n are connected to a mutual connecting

09812829 022104
FOI20 6221860

network 12 through secondary cache memories 13-1, 13-2, ..., and 13-n, respectively. The processors 10-1, 10-2, ..., and 10-n have respective primary cache memories. Alternatively, the primary cache
5 memories are disposed between the secondary cache memories 13-1, 13-2, ..., and 13-n and the processors 10-1, 10-2, ..., and 10-n. Memory modules 11-1, 11-2, ..., and 11-n are shared by the processors 10-1, 10-2, ..., and 10-n through the
10 mutual connecting network 12. In other words, the processors 10-1, 10-2, ..., and 10-n can access the memory modules 11-1, 11-2, ..., and 11-n through the mutual connecting network 12. When the processor (10-1, 10-2, ..., 10-n) processes data,
15 the processor reads data from a relevant memory module (11-1, 11-2, ..., 11-n), writes it to a relevant secondary cache memory (13-1, 13-2, ..., 13-n), and copies a predetermined unit of data from the relevant secondary cache memory to the primary
20 cache memory. The processor processes the data with the primary cache memory.

After the processor has completed the process, the processor stores the processed data from relevant the primary cache memory to the relevant
25 secondary cache memory. After the processor has

completed the process for all the data stored in the secondary cache memory, the processor updates the relevant memory module (11-1, 11-2, ..., 11-n) from which data is read before the process. When a particular processor (10-1, 10-2, ..., 10-n) processes next data, each processor reads data which is processed by each processor from a particular memory module (11-1, 11-2, ..., 11-n), writes it to a relevant secondary cache memory (13-1, 13-2, ..., 13-n), and stores a predetermined unit of data to the relevant primary cache memory. The processor processes the data with the relevant primary cache memory. The processors 10-1, 10-2, ..., and 10-n repeat such a process in parallel. In this case, when data processed by each processor is written to a memory module and then the data is read from the memory module for the next process, if each processor reads data at respective timing, the processor may read non-updated data rather than updated data. At that point, it is necessary to cause the processors to be restricted from reading data from the memory modules until all the processors completely update data of the memory modules. An operation for restricting processors from reading data from memory modules and

FOUO: 0221360

synchronizing processes of all the processors is referred to as barrier synchronization.

According to the embodiment of the present invention, the parallel process is performed using
5 an algorithm that follows.

The third dimensional data is equally divided. Each processor one-dimensionally and two-dimensionally Fourier transforms the divided third dimensional data. At that point, each processor
10 two-dimensionally Fourier transforms two-dimensional data corresponding to each element of the third dimensional data. The processor Fourier transforms first dimensional data and second dimensional data as two-dimensional data
15 effectively using an L2 cache (secondary cache memory). At that point, the processor binds one-dimensional data elements and copies the bound data elements to the work area. The processor Fourier transforms the bound data elements with the work
20 area. As a result, the L1 cache (primary cache memory) is effectively used. In addition, successive data addresses of the work area are allocated so as to effectively transfer data from the L2 cache to the L1 cache. As a result, data
25 elements are successively accessed.

00012820:023404
104220:02321860

Finally, third dimensional data is assigned to each processor. Each processor Fourier transforms the assigned third dimensional data. As a result, the parallel process is performed.

5 Fig. 2 is a flow chart showing the process of the embodiment of the present invention.

At step S1, third dimensional data elements are assigned to the individual processors. At step S2, each processor Fourier transforms two-dimensional data corresponding to the assigned third-dimensional data element. In this case, each processor Fourier transforms the two-dimensional data in the row direction. At that point, each processor binds several elements (for example, four
10 elements) of the two-dimensional data in the row direction and copies the bound elements to a work array (primary cache memory). Each processor
15 processes the bound elements with the work array.

At step S3, it is determined whether or not
20 each processor has completely two-dimensionally Fourier transformed the assigned third-dimensional data element. When the determined result at step S3 is Yes, the flow advances to step S8. When the determined result at step S3 is No, the flow
25 advances to step S4. From step S4, each processor

00012229 022104
TOTED 6221560

binds several second-dimensional data elements (row
vectors) and copies the bound data elements to the
work area. Thereafter, each processor Fourier
transforms the second-dimensional data elements
5 with the L2 cache (secondary cache memory). At step
S5, it is determined whether or not each processor
has completely Fourier transforms the second-
dimensional data elements. When the determined
result at step S5 is No, the flow returns to step
10 S4. At step S4, each processor repeats the
transform process.

When the determined result at step S5 is Yes,
the flow advances to step S6. At step S6, each
processor binds several first-dimensional data
15 elements (row vectors) and copies the bound data
elements to the work area. Thereafter, each
processor Fourier transforms the first-dimensional
data elements with the L1 cache (primary cache
memory)..

20 At step S7, it is determined whether or not
each processor has completely Fourier transformed
the first-dimensional data elements. When the
determined result at step S7 is No, the flow
returns to step S6. From step S6, the processor
25 repeats the transform process. When the determined

1011220 02021350

result at step S7 is Yes, the flow returns to step S3.

When the determined result at step S3 is Yes, the flow advances to step S8. At step S8, one-dimensional data elements and two-dimensional data elements are equally assigned to the individual processors. At step S9, each processor binds several data elements of the one-dimensional data elements and two-dimensional data elements corresponding to the assigned third-dimensional data element and copies the bound data elements to the work area. Thereafter, each processor performs a multiplex one-dimensional Fourier transform for the bound elements with the work area. At step S10, it is determined whether or not each processor has completely performed the multiplex one-dimensional Fourier transform for all the data elements of the one-dimensional data elements and two-dimensional data elements corresponding to the assigned third-dimensional data element. When the determined result at step S10 is No, the flow returns to step S9. At step S9, each processor repeats the process. When the determined result at step S10 is Yes, the process is completed.

25 In the flow chart shown in Fig. 2, a three-

dimensional Fourier transform is described. However, it should be noted that the present invention can be applied to other Fourier transforms (namely, higher than three-dimensional Fourier transform).

5 Figs. 3 to 6 are schematic diagrams for explaining the operation of the embodiment of the present invention.

10 In these drawings, it is assumed that the three-dimensional Fourier transform is executed by four threads (processors). However, it should be understood by those skilled in the art that the same method can be applied to more threads and / or other dimensional Fourier transforms.

15 As shown in Fig. 3, when complex three-dimensional data of 256 x 256 x 256 elements is Fourier transformed by four threads, the complex three-dimensional data is divided into four portions in the third dimensional direction. In this case, the third dimensional direction is
20 divided into 64 + 64 + 64 + 64 elements. The divided data elements are stored to the following arrays (secondary cache memories).

Thread 1 : C (1 : 256, 1 : 256, 1 : 64)

Thread 2 : C (1 : 256, 1 : 256, 65 : 128)

25 Thread 3 : C (1 : 256, 1 : 256, 129 : 192)

09413839 0340
T04220 62321360

Thread 4 : C (1 : 256, 1 : 256, 193 : 256)

In this example, "1 : 256" represents that a variable value whose index ranges from 1 to 256 is set to an array. In addition, in C (x, y, z), x, y, and z represent the first dimension, second dimension, and third dimension, respectively.

Each thread Fourier transforms the first and second dimensional data. The thread 1 performs Fourier transform for data elements 1 to 64 of the third dimensional data. First of all, the thread 1 Fourier transforms two-dimensional data corresponding to the data element 1 of the third dimensional data.

Fig. 4 is a schematic diagram for explaining how each thread uses a work area in performing a two-dimensional Fourier transform.

When each thread performs a Fourier transform, the thread copies a plurality of data elements to the work area (L1 cache) and performs the calculation for the Fourier transform. Each thread repeats this process for all the data elements. Thereafter, each thread returns the results to successive addresses of the L2 cache. Referenced data or written data is left in the L2 cache.

This process is repeated for a Fourier

transform in the row direction. Thereafter, a Fourier transform is performed in the column direction. At that point, 256 x 256 data elements can be accessed in the row direction. Thus, data in the L2 cache can be effectively reused.

Fig. 5 is a schematic diagram for explaining a process in the column direction.

The size of the work area (primary cache memory) may be the same as the size of a plurality of row vectors that are copied.

In other words, in the example shown in Fig. 4, every four elements of two-dimensional data are bound in the second dimensional direction and copied to a work area. With the work area, the process in the first dimensional direction is performed. After all the elements in the first dimensional direction have been processed, every four elements are bound in the first dimensional direction and copied to the work area. With the work area, elements are processed in the second dimensional direction.

The operation is repeated for the elements 1 to 64 in the third dimensional direction. Finally, each thread performs a Fourier transform for third dimensional data in parallel.

Fig. 6 is a schematic diagram for explaining a Fourier transform in the third dimensional direction.

In other words, data that has been two-dimensionally transformed by the threads 1 to 4 is stored to a shared memory. Each thread copies assigned data from the shared memory to an L2 cache. Each processor performs a Fourier transform for the assigned data with the L2 cache.

At that point, although the L2 cache cannot be effectively used, since data is calculated with the L1 cache, several vectors are copied to the work area that has been used for the two-dimensional Fourier transform and then a Fourier transform is performed in the third dimensional direction.

Assuming that the storage capacity of a primary cache memory is 128 kb and the storage capacity of a secondary cache memory is 8 Mb, the number of vectors that are read to the work area is designated corresponding to the number of data elements performed for a Fourier transform in the following relation:

	up to 256 elements : 13 vectors
	up to 512 elements : 10 vectors
25	up to 1024 elements : 7 vectors

00012829 032101
101220 62821860

over 1024 elements : 3 vectors

When a four-dimensional Fourier transform is performed, a two-dimensional Fourier transform is performed for first dimensional data and second dimensional data. Thereafter, a two-dimensional Fourier transform is performed for third dimensional data and fourth dimensional data. In the case of an even-order dimensional Fourier transform, a two-dimensional Fourier transform is repeated a required number of times. On the other hand, in the case of an odd-order dimensional Fourier transform, after a two-dimensional Fourier transform is repeated a predetermined number of times, a one-dimensional Fourier transform is performed. A method for such a process is apparent by those skilled in the art.

In the above-described embodiment, although the calculating method for the Fourier transform was not described, the method is known by those skilled in the art. Thus, those skilled in the art can easily accomplish the calculating method.

As is clear from the above description, the embodiment of the present invention is accomplished as an algorithm of a shared memory type scalar parallel computer. Alternatively, when the parallel

00010000-00010000

computer is used as a dedicated Fourier computer, a program for the algorithm may be written to a ROM or the like. However, when the parallel computer is used as a general purpose computer, the algorithm
5 of the embodiment of the present invention can be recorded as a program to a portable record medium such as a CD-ROM or a fixed record medium such as a hard disk. When necessary, the program can be loaded to the processor.

10 In such a case, the program that accomplishes the algorithm of the embodiment of the present invention can be distributed to a user through a portable record medium.

According to the present invention, a parallel
15 multi-dimensional Fourier transform can be accomplished with high performance and high scalability.

Although the present invention has been shown and described with respect to a best mode
20 embodiment thereof, it should be understood by those skilled in the art that the foregoing and various other changes, omissions, and additions in the form and detail thereof may be made therein without departing from the spirit and scope of the
25 present invention.

0943221860